



www.ti.com

SBAS234A - FEBRUARY 2002 - REVISED APRIL 2008

16-Bit, Dual Voltage Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 4mW
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 10µs to ±0.003% FSR
- 15-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- PROGRAMMABLE RESET TO MID-SCALE OR ZERO-SCALE
- DOUBLE-BUFFERED DATA INPUTS


APPLICATIONS

- PROCESS CONTROL
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

DESCRIPTION

The DAC7632 is a 16-bit, dual channel, voltage output, Digital-to-Analog Converter (DAC) which provides 15-bit monotonic performance over the specified temperature range. The device accepts 24-bit serial input data, has double-buffered DAC input logic (allowing simultaneous update of both DACs), and provides a serial data output for daisy-chaining multiple devices. A programmable asynchronous reset clears all registers to a mid-scale code of $8000_{\rm H}$ or to a zero-scale code of $0000_{\rm H}$. The DAC7632 can operate from a single +5V supply or from +5V and -5V supplies, providing an output range of 0V to +2.5V or -2.5V to +2.5V, respectively.

Low power and small size per DAC make the DAC7632 ideal for industrial process control, data acquisition systems, and closed-loop servo-control. The DAC7632 is available in an LQFP-32 package and specified over a -40° C to $+85^{\circ}$ C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| V_{CC} and V_{DD} to V_{SS} | –0.3V to 11V |
|--|---------------------------------|
| V _{CC} and V _{DD} to GND | –0.3V to 5.5V |
| V _{REF} L to V _{SS} | $-0.3V$ to $(V_{CC} - V_{SS})$ |
| V _{CC} to V _{REF} H | $-0.3V$ to $(V_{CC} - V_{SS})$ |
| V _{REF} H to V _{REF} L | $-0.3V$ to $(V_{CC} - V_{SS})$ |
| Digital Input Voltage to GND | –0.3V to V _{DD} + 0.3V |
| Digital Output Voltage to GND | –0.3V to V _{DD} + 0.3V |
| Maximum Junction Temperature | +150°C |
| Operating Temperature Range | 40°C to +85°C |
| Storage Temperature Range | 65°C to +125°C |
| Lead Temperature (soldering, 10s) | +300°C |
| | |

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE/ORDERING INFORMATION⁽¹⁾



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

| PRODUCT | MONOTONICITY | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|------------|--------------|--------------|-----------------------|-----------------------------------|--------------------|--------------------|------------------------------|
| DAC7632VF | 14 Bits | LQFP-32 | VF | –40°C to +85°C | DAC7632 | DAC7632VFT | Tape and Reel, 250 |
| " | " | " | " | " | " | DAC7632VFR | Tape and Reel, 1000 |
| DAC7632VFB | 15 Bits | LQFP-32 | VF | –40°C to +85°C | DAC7632B | DAC7632VFBT | Tape and Reel, 250 |
| " | " | " | " | " | " | DAC7632VFBR | Tape and Reel, 1000 |

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.





ELECTRICAL CHARACTERISTICS: Dual Supply

At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, and $V_{REF}L = -2.5V$, unless otherwise noted.

| | | ſ | DAC7632V | F | D | AC7632VF | В | | |
|--|--|---------------------------|------------------------|---------------------------|-----|-----------|-----|--------------|--|
| PARAMETER | CONDITIONS | MIN | ТҮР | MAX | MIN | ТҮР | МАХ | UNITS | |
| ACCURACY Linearity Error | | | ±3 | ±4 | | <u>+2</u> | ±3 | LSB | |
| Linearity Match Differential Linearity Error | | | ±4 ±2 | ±3 | | ±2 ±1 | ±2 | LSB LSB | |
| Monotonicity, T _{MIN} to T _{MAX} Bipolar Zero Error | | 14 | ±1 | ±3 | 15 | * | * | Bits mV | |
| Bipolar Zero Error Drift | | | 5 | 10 | | * | * | ppm/°C | |
| Full-Scale Error Full-Scale Error Drift | | | ±1 5 | ±3 10 | | * * | * * | mV ppm/°C | |
| Bipolar Zero Matching | Channel-to-Channel Matching | | ±1 | ±3 | | * | * | mV | |
| Full-Scale Matching | Channel-to-Channel Matching | | ±1 | ±3 | | * | * | mV | |
| Power-Supply Rejection Ratio (PSRR) | At Full Scale | | 10 | 100 | | * | * | ppm/V | |
| ANALOG OUTPUT | | | | | | | | | |
| Voltage Output | $R_L = 10k\Omega$ | V _{REF} L | | V _{REF} H | * | | * | V | |
| Output Current | | -1.25 | 500 | +1.25 | * | | * | mA | |
| Maximum Load Capacitance Short-Circuit Current | No Oscillation | | 500 | | | * | | pF | |
| Short-Circuit Duration | GND or V_{CC} or V_{SS} | | -10, +30 Indefinite | | | * | | mA | |
| REFERENCE INPUT | | | | | | | | | |
| Ref High Input Voltage Range | | V _{REF} L + 1.25 | | +2.5 | * | | * | V | |
| Ref Low Input Voltage Range | | -2.5 | | V _{REF} H – 1.25 | * | | * | V | |
| Ref High Input Current | | | 500 | | | * | | μΑ | |
| Ref Low Input Current | | | -500 | | | * | | μΑ | |
| DYNAMIC PERFORMANCE Settling Time | To ±0.003%, 5V Output Step | | 8 | 10 | | * | * | μs | |
| Channel-to-Channel Crosstalk | | | 0.5 | 10 | | * | ~ | LSB | |
| Digital Feedthrough | | | 2 | | | * | | nV-s | |
| Output Noise Voltage | f = 10kHz | | 60 | | | * | | nV/√Hz | |
| DAC Glitch | $7FFF_{H}$ to 8000_{H} or 8000_{H} to $7FFF_{H}$ | | 40 | | | * | | nV-s | |
| DIGITAL INPUT | | | | | | | | | |
| V _{IH} | | 0.7 • V _{DD} | | | * | | | V | |
| VIL | | | | 0.3 • V _{DD} | | | * | V | |
| I _{IH} | | | | ±10 | | | * | μΑ | |
| | | | | ±10 | | | * | μΑ | |
| DIGITAL OUTPUT V _{OH} | I _{OH} = -0.8mA | 3.6 | 4.5 | | * | * | | v | |
| V _{OL} | $I_{OL} = 1.6 \text{mA}$ | 2.0 | 0.3 | 0.4 | | * | * | v | |
| POWER SUPPLY | | | | | | | | | |
| V _{DD} | | +4.75 | +5.0 | +5.25 | * | * | * | V | |
| V _{cc} | | +4.75 5.25 | +5.0 | +5.25 | * | * | * | V | |
| V _{SS} | | | -5.0 | -4.75 | * | * | * | V | |
| lcc | | | 0.7 | 1.1 | | * | * | mA | |
| du | | -1.2 | 50 | | N- | * | | μΑ | |
| I _{SS} Power | | -1.2 | -0.8 7.5 | 11.5 | * | * * | * | mA mW | |
| TEMPERATURE RANGE | | | | | | | | | |
| Specified Performance | | -40 | | +85 | * | | * | °C | |

* Specifications same as DAC7632VF.



ELECTRICAL CHARACTERISTICS: Single Supply

At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, and $V_{REF}L = 0V$, unless otherwise noted.

| | | 1 | DAC7632V | F | 0 | AC7632VF | в | |
|---|---|-----------------------------------|--|--|-------------|------------------------------------|-----------------------------------|--|
| PARAMETER | CONDITIONS | MIN | ТҮР | MAX | MIN | TYP | MAX | UNITS |
| ACCURACY Linearity Error ⁽¹⁾ Linearity Match Differential Linearity Error Monotonicity, T _{MIN} to T _{MAX} Zero Scale Error Zero Scale Error Drift Full-Scale Error Drift Zero Scale Matching Full-Scale Matching | Channel-to-Channel Matching Channel-to-Channel Matching | 14 | ±3 ±4 ±2 ±1 5 ±1 5 ±1 ±1 | ±4 ±3 ±3 10 ±3 10 ±3 ±3 | 15 | ±2 ±2 ±1 * * * * | ±3 ±2 * * * * * | LSB LSB Bits mV ppm/°C mV ppm/°C mV mV |
| Power Supply Rejection Ratio (PSRR) | At Full Scale | | 10 | 100 | | * | * | ppm/V |
| ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration | 0 -1.25 | 500 –10, +30 Indefinite | V _{REF} H +1.25 | * | * * * | * * | V mA pF mA | |
| REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current | | V _{REF} L + 1.25 -2.5 | 250 250 | +2.5 V _{REF} H – 1.25 | * * | * * | * * | V V μΑ μΑ |
| DYNAMIC PERFORMANCE Settling Time Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage, f = 10kHz DAC Glitch | To $\pm 0.003\%$, 5V Output Step 7FFF _H to 8000 _H or 8000 _H to 7FFF _H | | 8 0.5 2 60 40 | 10 | | * * * * * * | * | µs LSB nV-s nV/√Hz nV-s |
| DIGITAL INPUT V _{IH} V _{IL} I _{IH} I _{IL} | | 0.7 • V _{DD} | | 0.3 • V _{DD} ±10 ±10 | * | | * * * | V V μΑ μΑ |
| DIGITAL OUTPUT V _{OH} V _{OL} | l _{OH} = -0.8mA I _{OL} = 1.6mA | 3.6 | 4.5 0.3 | 0.4 | * | * * | * | V V |
| POWER SUPPLY V _{DD} V _{CC} V _{SS} I _{CC} I _{DD} Power | | +4.75 +4.75 0 | +5.0 +5.0 0 0.5 50 2.5 | +5.25 +5.25 0 0.9 4.5 | * * * | * * * * * * | * * * * * | V V mA μA mW |
| TEMPERATURE RANGE Specified Performance | | -40 | | +85 | * | | * | °C |


* Specifications same as DAC7632VF.

NOTE: (1) If $V_{SS} = 0V$, the specification applies to Code 0040_H and above due to possible negative zero-scale error.





PIN CONFIGURATION




PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION | PIN | NAME | DESCRIPTION |
|------|-----------------|--|-----|--------------------------|---|
| 1 | V _{CC} | Analog +5V Power Supply | 22 | LDAC | DAC Register Load Control, Rising Edge |
| 2, 3 | AGND | Analog Ground | | | Triggered |
| 4 | NC | No Connection | 23 | LOAD | DAC Input Register Load Control, Active LOW |
| 5, 6 | DGND | Digital Ground | 24 | V _{SS} | Analog –5V Power Supply (or 0V for Single Supply) |
| 7 | V _{DD} | Digital +5V Power Supply | 25 | V _{OUT} B | DAC B Output Voltage |
| 8 | SDO | Serial Data Output | 26 | V _{OUT} B Sense | DAC B Output Amplifier Inverting Input. Used to |
| 9-16 | NC | No Connection | | 001 | close the feedback loop at the load. |
| 17 | CLK | Data Clock Input | 27 | V _{REF} H Sense | DAC A and B Reference High Sense Input |
| 18 | SDI | Serial Data Input | 28 | V _{REF} H | DAC A and B Reference High Input |
| 19 | CS | Chip Select, Active LOW | 29 | V _{REF} L | DAC A and B Reference Low Input |
| 20 | RSTSEL | Reset Select. Determines the action of RST. If | | | |
| | | HIGH, a RST common will set the DAC registers to mid-scale code ($8000_{\rm H}$). If LOW, a RST | 30 | V _{REF} L Sense | DAC A and B Reference Low Sense Input |
| | | command will set the DAC registers to zero-scale code (0000_{H}) . | 31 | V _{REF} A Sense | DAC A Output Amplifier Inverting Input. Used to close the feedback loop at the load. |
| 21 | RST | Reset, Rising Edge Triggered. Depending on the state of RSTSEL, the DAC registers are set to either mid-scale code or zero-scale code. | 32 | V _{OUT} A | DAC A Output Voltage |



TYPICAL CHARACTERISTICS: $V_{SS} = 0V$


At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.





TYPICAL CHARACTERISTICS: V_{SS} = 0V (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.











TYPICAL CHARACTERISTICS: V_{SS} = 0V (Cont.)


At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.

















TYPICAL CHARACTERISTICS: V_{SS} = 0V (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.




LE (LSB)

DLE (LSB)


 $V_{SS} = -5V$

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.

+25°C





+85°C



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, +25°C)











TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)


At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.



















TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.









TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.





THEORY OF OPERATION

The DAC7632 is a dual channel, voltage output, 16-bit DAC. The architecture is an R-2R ladder configuration with the three MSB's segmented, followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs, and output op amp, as shown in Figure 1. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set by the external voltage references $V_{REF}L$ and $V_{REF}H$, respectively.

The digital input is a 24-bit serial word that contains an address bit for selecting one of two DACs, a quick load bit, six unused bits, and the 16-bit DAC code (MSB first). The converters can be powered from either a single +5V supply or a dual \pm 5V supply. The device offers a reset function which immediately sets all DAC output voltages, DAC registers and input registers to mid-scale (code 8000_H) or to zero-scale (code 0000_H), depending on the state of RSTSEL. See Figures 2 and 3 for the basic configurations of the DAC7632.




FIGURE 1. DAC7632 Architecture.








FIGURE 2. Basic Single-Supply Operation of the DAC7632.




FIGURE 3. Basic Dual-Supply Operation of the DAC7632.



ANALOG OUTPUTS

When $V_{SS} = -5V$ (dual-supply operation), the output amplifier can swing to within 2.25V of the supply rails over the -40° C to $+85^{\circ}$ C temperature range. When $V_{SS} = 0V$ (single-supply operation), and with R_{LOAD} also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when $V_{SS} = 0V$. Since the output cannot swing below ground, the output voltage may not change for the first few digital input codes (0000_{H} , 0001_{H} , 0002_{H} , etc.) if the output amplifier has a negative offset. At the negative limit of -2mV, the first specified output starts at code 0040_{H} .

Due to the high accuracy of these DACs, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 2.5V full-scale range has a 1LSB value of 38µV. With a load current of 1mA, series wiring and connector resistance of only 40m Ω (R_{W2}) will cause a voltage drop of 40µV, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2m Ω per square. For a 1mA load, a 10 milli-inch wide printed circuit conductor 600 milli-inches long will result in a voltage drop of 30µV.

The DAC7632 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load, as shown in Figure 4, thus ensuring an accurate output voltage.

REFERENCE INPUTS

The reference inputs, $V_{REF}L$ and $V_{REF}H$, can be any voltage between V_{SS} + 2.5V and V_{CC} – 2.5V, provided that $V_{REF}H$ is at least 1.25V greater than $V_{REF}L$. The minimum output of each DAC is equal to $V_{REF}L$ plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to $V_{REF}H$ plus a similar offset voltage. Note




FIGURE 4. Analog Output Closed-Loop Configuration R_W represents wiring resistances.

that V_{SS} (the negative power supply) must either be connected to ground or must be in the range of -4.75V to -5.25V. The voltage on V_{SS} sets several bias points within the converter. If V_{SS} is not in one of these two configurations, the bias values may be in error and proper operation of the device may be affected.

The current into the $V_{REF}H$ input and out of $V_{REF}L$ depends on the DAC output voltages, and can vary from a few microamps to approximately 0.5mA. The reference input appears as a varying load to the reference supply. If the reference applied can sink or source the required current, a reference buffer is not required. The DAC7632 features reference drive and sense connections such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 13 show different reference configurations and the effect on the integral linearity and differential linearity, for each case.





FIGURE 5. Dual Supply Configuration-Buffered References, used for Dual-Supply Performance.










FIGURE 7. Integral Linearity and Differential Linearity Error Characteristic Curves for Figure 6.




FIGURE 8. Integral Linearity and Differential Linearity Error Characteristic Curves for Figure 9.




FIGURE 9. Single-Supply Buffered Reference with $V_{REF}L = +1.25V$ and $V_{REF}H = +2.5V$.








FIGURE 10. Single-Supply Buffered V_{REF}H.




FIGURE 11. Linearity and Differential Linearity Error Characteristic Curves for Figure 10.




FIGURE 12. Low-Cost Single-Supply Configuration.




FIGURE 13. Linearity and Differential Linearity Error Characteristic Curves for Figure 12.

DIGITAL INTERFACE

See Table I for the basic control logic for the DAC7632. The interface consists of a Serial Data Clock (CLK) input, Serial Data Input (SDI), Input Register Load Control Signal (\overline{LOAD}), and DAC Register Load Control Signal (LDAC). In addition, a Chip Select (\overline{CS}) input is available to enable serial communication when there are multiple serial devices attached to a single serial bus. An asynchronous Reset (RST) input (rising edge triggered) is provided to simplify start-up conditions, periodic resets, or emergency resets to a known state, depending on the status of the Reset Select (RSTSEL) signal.

The DAC code, quick load control, and address are provided via a 24-bit serial interface (see Figure 15). The first bit (DACSEL) selects the input register that will be updated when LOAD goes LOW. The third bit is a "Quick Load" bit such that if HIGH, the code in the shift register is loaded into both input registers when the LOAD signal goes LOW. If the "Quick Load" bit is LOW when an active LOAD signal is issued, the content of the shift register is loaded only to the input register that is addressed by DACSEL. The "Quick Load" bit is followed by five unused bits. The last 16 bits (MSB first) make up the DAC code.



SERIAL DATA INPUT

| B23 | B22 | B21 | B20 | B19 | B18 | B17 | B16 | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
|--------|-----|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| DACSEL | X | QUICK LOAD | X | Х | X | Х | Х | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

| DACSEL | ĊS | RST | RSTSEL | LDAC | LOAD | INPUT REGISTER | DAC REGISTER | MODE | DAC |
|--------|----|------------|--------|------|------|----------------------------|----------------------------|---------------------|-----|
| 0 | L | Н | Х | Х | L | Write | Hold | Write Input | А |
| 1 | L | н | Х | Х | L | Write | Hold | Write Input | В |
| Х | н | н | Х | ↑ | н | Hold | Write | Update | All |
| Х | н | н | Х | н | н | Hold | Hold | Hold | All |
| Х | Х | ↑ | L | Х | Х | Reset to 0000 _H | Reset to 0000 _H | Reset to Zero-Scale | All |
| Х | Х | \uparrow | н | Х | Х | Reset to 8000 _H | Reset to 8000 _H | Reset to Mid-scale | All |

TABLE I. DAC7632 Logic Truth Table.

Data presented to SDI is clocked into the shift register on each rising CLK edge. This data is latched into the input register(s) via a logic-low level on \overline{LOAD} . The data is directed from the shift register to the desired input register(s) specified by data bits 21 and 23. The internal DAC registers are edge triggered and not level triggered. When the LDAC signal is transitioned from LOW to HIGH, the digital word currently in the input registers are latched. This double-buffered architecture has been designed so that new data can be entered for each DAC without disturbing the analog outputs. When the new data has been entered into the device, both DAC outputs can be updated simultaneously by the rising edge of LDAC. Additionally, it allows the input registers to be written to at any point, then the DAC output voltages can be synchronously changed via a trigger signal (LDAC).

Note that \overline{CS} and CLK are combined with an OR gate, which controls the serial-to-parallel shift register. These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when \overline{CS} rises at the end of a serial transfer. If CLK is LOW when \overline{CS} rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register(s). If both \overline{CS} and CLK are used, \overline{CS} should rise only when CLK is HIGH. If not, then either \overline{CS} or CLK can be used to operate the shift register (the remaining pin should be tied to DGND). Please refer to Table II for more information.

| CS ⁽¹⁾ | CLK ⁽¹⁾ | LOAD | RST | SERIAL SHIFT REGISTER |
|-------------------|--------------------|------------------|-------------|----------------------------|
| H ⁽²⁾ | X ⁽³⁾ | Н | Н | No Change |
| L ⁽⁴⁾ | L | н | н | No Change |
| L | (5) | н | н | Advanced One Bit |
| ↑ | L | н | н | Advanced One Bit |
| H ⁽⁶⁾ | х | L ⁽⁷⁾ | н | No Change |
| H ⁽⁶⁾ | х | н | (8) | No Change |
| NOTES: | (1) CS and | d CLK are | interchange | eable. (2) H = Logic HIGH. |

NOTES: (1) CS and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW. (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while LOAD is LOW, the input registers will change as data flows through the shift register. This will corrupt the data in each DAC register that has been erroneously selected. (8) Rising edge of RST causes no change in the contents of the serial shift register.

TABLE II. Serial Shift Register Truth Table.

SERIAL-DATA OUTPUT

The Serial-Data Output pin (SDO) is the internal shift register's output. For the DAC7632, SDO is a driven output and does not require an external pull-up. Any number of DAC7632s can be daisy-chained by connecting the SDO pin of one device to the SDI pin of the following device in the chain, as shown in Figure 14.




FIGURE 14. Daisy-Chaining Multiple DAC7632s.



DIGITAL TIMING

Figure 15 and Table III provide detailed timing for the digital interface of the DAC7632.

DIGITAL INPUT CODING

The DAC7632 input data is in Straight Binary format. The output voltage is given by Equation 1.

$$V_{OUT} = V_{REF}L + \frac{\left(V_{REF}H - V_{REF}L\right) \bullet N}{65,536}$$

where N is the digital input code. This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7632 offers a unique set of features that allows a wide range of flexibility in designing application circuits such as programmable current sources. The DAC7632 offers both a differential reference input, as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows a transistor to be placed within the loop to implement a digitally-programmable, unidirectional current source. The availability of a differential reference allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$I_{OUT} = \left(\left(\frac{V_{REF}H - V_{REF}L}{R_{SENSE}} \right) \bullet \left(\frac{N}{65,536} \right) \right) \\ + \left(V_{REF}L/R_{SENSE} \right)$$




FIGURE 15. Digital Input and Output Timing.



| SYMBOL | DESCRIPTION | MIN | МАХ | UNITS |
|-------------------|------------------------------------|-----|-----|-------|
| t _{DS} | Data Valid to CLK Rising | 10 | | ns |
| t _{DH} | Data Held Valid after CLK Rises | 20 | | ns |
| t _{CH} | CLK HIGH | 25 | | ns |
| t _{CL} | CLK LOW | 25 | | ns |
| t _{CSS} | CS LOW to CLK Rising | 15 | | ns |
| t _{CSH} | CLK HIGH to \overline{CS} Rising | 0 | | ns |
| t _{LD1} | LOAD HIGH to CLK Rising | 10 | | ns |
| t _{LD2} | CLK Rising to LOAD LOW | 30 | | ns |
| t _{LDRW} | LOAD LOW Time | 30 | | ns |
| t _{LDDL} | LDAC LOW Time | 100 | | ns |
| t _{LDDH} | LDAC HIGH Time | 100 | | ns |
| t _{LDDD} | LOAD LOW to LDAC Rising | 40 | | ns |
| t _{RSSS} | RESETSEL Valid to RESET HIGH | 0 | | ns |
| t _{RSSH} | RESET HIGH to RESETSEL Not Valid | 100 | | ns |
| t _{RSTL} | RESET LOW Time | 10 | | ns |
| t _{RSTH} | RESET HIGH Time | 10 | | ns |
| t _{SDO} | SDO Propagation Delay | 10 | 30 | ns |
| t _S | Settling Time | | 10 | μs |

TABLE III. Timing Specifications (T_A = -40°C to +85°C).

Figure 16 shows a DAC7632 in a 4-20mA current output configuration. The output current can be determined by Equation 3:

$$I_{OUT} = \left(\left(\frac{2.5V - 0.5V}{125\Omega} \right) \bullet \left(\frac{N}{65,536} \right) \right) + \left(\frac{0.5V}{125\Omega} \right)$$

At full-scale, the output current is 16mA, plus the 4mA, for the zero current. At zero scale the output current is the offset current of 4mA ($0.5V/125\Omega$).




FIGURE 16. 4-20mA Digitally-Controlled Current Source.



Revision History

| DATE | REVISION | PAGE | SECTION | DESCRIPTION | | | | | | | |
|------|----------|------|-------------------|--|---|---|---|---|---|----------------------------|---|
| | | _ | Entire Data Sheet | Updated document format. | | | | | | | |
| 4/08 | А | А | А | А | А | А | А | А | 4 | Electrical Characteristics | Changed section title from "Dual Supply" to "Single Supply" (typo). |
| | | 13 | Figures 2, 3 | Updated text in figures to correct names (typo). | | | | | | | |

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| DAC7632VFBR | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFBRG4 | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFBT | ACTIVE | LQFP | VF | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFBTG4 | ACTIVE | LQFP | VF | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFR | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFRG4 | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFT | ACTIVE | LQFP | VF | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DAC7632VFTG4 | ACTIVE | LQFP | VF | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| DAC7632VFBR | LQFP | VF | 32 | 1000 | 330.0 | 16.8 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| DAC7632VFBT | LQFP | VF | 32 | 250 | 177.8 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| DAC7632VFR | LQFP | VF | 32 | 1000 | 330.0 | 16.8 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| DAC7632VFT | LQFP | VF | 32 | 250 | 177.8 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |



PACKAGE MATERIALS INFORMATION

20-Sep-2008




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DAC7632VFBR | LQFP | VF | 32 | 1000 | 346.0 | 346.0 | 33.0 |
| DAC7632VFBT | LQFP | VF | 32 | 250 | 190.5 | 212.7 | 31.8 |
| DAC7632VFR | LQFP | VF | 32 | 1000 | 346.0 | 346.0 | 33.0 |
| DAC7632VFT | LQFP | VF | 32 | 250 | 190.5 | 212.7 | 31.8 |

MECHANICAL DATA

MTQF002B - JANUARY 1995 - REVISED MAY 2000



NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control | www.ti.com/digitalcontrol |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Telephony | www.ti.com/telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated